Pipelining 16 outstanding misses on each L2 cache port. Fig.6: L2 cache MPEG Performance graph(2) Fig.7: L2 cache various applications Performance graph The above 3 graphs illustrate the performance ...
As a result level 2 cache is becoming important in embedded designs. This paper presents an innovative level 2 cache design that meets the requirements of flexibility, configurability, low power, and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback